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NETWORK DEVICE INTERFACE FOR 	 to install and maintain. This is especially critical in aircraft
DIGITALLY INTERFACING DATA	 applications, where weight and size concerns are at the fore-
CHANNELS TO A CONTROLLER VIA A 	 front. Further, in the automotive industry, the added wiring
NETWORK	 may add weight and cost to the car.
5	 Additionally, as stated, many conventional monitoring sys-
CROSS -REFERENCE TO RELATED	 tems transmit data in an analog format. Typically, analog
APPLICATIONS	 signals are susceptible to noise introduced into the signals
during data transmission. Given that many of the transmitted
This application is a divisional of U.S. application Ser. No. 	 signals have a low amplitude to start with, this noise can
10/726,918, filed Dec. 3, 2003 now U.S. Pat. No. 7,277,970 io corrupt the signal and decrease the signal to noise ratio levels
which is a divisional of U.S. application Ser. No. 09/735,146, 	 that cause loss of resolution in the signal. Further, as many of
filed Dec. 12, 2000, now U.S. Pat. No. 6,708,239 entitled: 	 these remote devices are scattered a fair distance from the
Network Device Interface For Digitally Interfacing Data	 controller, the electrical lines connecting the remote devices
Channels To A Controller Via A Network, which claims pri- 	 to the controller may be sufficiently long to cause signal
ority from U.S. Provisional Patent Application No. 60/254, 15 degradation due to DC resistance in the wiring.
136, filed on Dec. 8, 2000 having the same title, the contents 	 In light of this, it would be advantageous to replace the
of which are incorporated herein by reference.
	
	 dedicated wiring and the analog transmission with a common
bus and use digital transmission of data. But, many conven-
FEDERALLY SPONSORED RESEARCH OR	 tional digital networks suffer from a variety of problems
DEVELOPMENT
	
	
20 themselves. For example, many existing digital networks
demand complicated protocols requiring processors and,
This invention was made with government support under	 thus, forcing unacceptably large or costly remote devices.
Cooperative Agreement No. NCCW-0076 awarded by 	 Processor based sensing devices may also have problems
NASA. The government has certain rights in this invention. 	 taking samples of analog data, or causing an actuator to take
25 an action, at exactly the right time. Complicated protocols
FIELD OF THE INVENTION	 also introduce overhead into the messages on the bus that are
not necessary for data acquisition and control. This overhead
The present invention relates generally to network device 	 can severely limit the number of data samples that can be
interface and, more particularly, to an apparatus and method 	 transmitted on the bus. These networks also have other prob-
for digitally interfacing data channels with a controller over a 30 lems. For example, they generally do not support both acqui-
common network bus.	 sition and control, and they typically only support short net-
work lengths. Further, these conventional networks typically
BACKGROUND OF THE INVENTION	 have bulky network device interfaces, slow network data
rates, or a low network device count. Additionally, many
In many industries today, monitoring systems are used to 35 computer systems that include digital networks do not oper-
assess either possible system failures or the affects of envi- 	 ate in a time-deterministic manner. These computer systems
ronment and other external forces on an object of interest. For	 generally lack the capability to schedule a trigger command
example, in the avionics industry, monitoring systems are 	 to the network components that repeats or is interpreted and
employed to monitor parameters, such as strains, accelera- 	 executed with any precision timing.
tion, pressures, corrosion, and temperatures at various critical 40	 In light of the foregoing, it would be advantageous to
structural locations on aircraft. Similarly, such monitoring 	 provide a network system that allows network components to
systems could be used in the automobile industry to control 	 digitally communicate over an inexpensive, simple and high-
and monitor everything from on/off occupant controls to 	 speed, yet robust, network line with a simple, low overhead
drive-train controls and multimedia systems. 	 message protocol, small component size and low wire count.
Many of these conventional monitoring systems use a plu- 45 The network system would also advantageously operate with-
rality of remote devices, such as sensors, actuators, and sub- 	 out the use of a microcontroller or processor for the network
systems that are placed about the object being monitored at 	 devices. Also, the network system would support both acqui-
the critical locations. Further, many of these conventional	 sition and control, and be capable of acquiring or converting
monitoring systems include either one or several controllers 	 data simultaneously from the networked components. Fur-
connected to each of the remote devices for receiving data 50 ther, the network system would allow for high component
from the remote devices and sending commands to the remote 	 counts, longer network lines and insure time determinism in
devices. During operation, the controllers acquire data from 	 a precise manner.
the various sensors. The controllers also activate the actuators
to perform functions on the object. 	 SUMMARY OF THE INVENTION
Although these conventional monitoring systems provide a 55
way to monitor critical structures of an object, they do have 	 A brief definition of network objects here is necessary to
some drawbacks. For example, many of the conventional	 understand and avoid confusion in this specification. The first
monitoring systems use dedicated wiring and signal condi- 	 network object to be defined is the bus controller. The bus
tioning to connect each of the remote devices to the controller. 	 controller is network device that sends commands on the
Additionally, many of the remote devices are typically ana- 6o network bus. All other devices on the network listen to the bus
log, and data received from the remote devices is typically in 	 controller and take actions based on the commands of the bus
analog form.	 controller. A network device is any device on the network that
In many industries today, including the avionics and auto-	 is not a bus controller. A network device is often referred to as
motive industries, the complexity of the network may make	 a remote device throughout this disclosure. A Network
many conventional monitoring systems impractical for a 65 Device Interface (NDI) is a component of a network device.
number of reasons. Specifically, the dedicated wiring and 	 An NDI listens to the bus controller and any other traffic on
signal conditioning can be expensive, bulky, heavy and hard 	 the bus, and depending on the traffic on the network bus,
US 7,552,256 B2
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performs an action or causes the network device to perform an
action. Most NDIs will be connected to at least one or more
data channels. A data channel is a sensor, an actuator, a sensor
and signal conditioning, an actuator and signal conditioning,
or other analog or digital system. A data channel is a compo- 5
nent of or is connected to the network device.
As described in greater detail below, the present invention
remedies these and other problems by providing a network
device interface (NDI) for connecting various data channels,
such as sensors, actuators, and subsystems, to a common 10
controller for transmission of commands and data to and from
the data channels and the controller. Importantly, the NDI
device of the present invention connects various data chan-
nels to the controller via a common network, thereby permit-
ting the various data channels to share the same wiring for 15
communicating with the controller. Further, the NDI of the
present invention can interface to different types of data chan-
nels, which can be analog-to-digital or digital-to-analog or
other. Sensors are connected to the NDI as analog-to-digital
data channels and actuators are connected to the NDI as 20
digital-to-analog data channels. The NDI of the present
invention is capable of taking the digital data from an analog-
to-digital channel, formatting it according to the proper pro-
tocol, and transmitting it onto the network according to the
protocol. The NDI of the present invention is also capable of 25
taking digital data from the network, providing it as digital
data to a Digital-to-Analog converter (D/A), and causing the
D/A to convert the data to an analog signal. It is possible for
other embodiments of the NDI to accept or produce analog
signals directly to and from its data channels. By transmitting 30
the data across the network in a digital format, the commands
and data are less susceptible to noise and degradation.
Further, the NDI device of the present invention operates in
conjunction with a data protocol that allows the controller to
communicate with either one or several network devices at a 35
time across the network. Importantly, the data protocol used
by the NDI device of the present invention has a fixed, low-
level instruction set. Due to the simplicity of the protocol, the
NDI device of the present invention is not required to be a
high-level processor. Instead, in one preferred embodiment, 40
the NDI device of the present invention is a state machine
implemented as an Application Specific Integrated Circuit
(ASIC). An advantage of using a state machine to implement
the NDI device instead of a micro-controller or processor is
that many processes can occur simultaneously, which aids the 45
NDI device to be time deterministic and fast.
Advantageously, in one embodiment, the present invention
provides a network device interface capable of communicat-
ing commands and data between a controller and a data chan-
nel using either synchronous or asynchronous communica- 50
tion. In this embodiment, the NDI device includes a receiver
for receiving messages from the controller via the common
digital bus. The NDI device of this embodiment further
includes an interface for providing commands to the associ-
ated data channel in response to messages received by the 55
receiver and for receiving data from the associated data chan-
nel. Additionally, the NDI device includes a transmitter for
transmitting messages to the controller via the common digi-
tal bus. Importantly, the NDI device further includes a syn-
chronous network bus clock detector.	 60
In operation, when data is received from the controller, the
clock detector of the NDI device of the present invention
determines whether a clock signal accompanies the data from
the controller. If a clock signal is present, then the controller
is communicating in synchronous mode. In this instance, the 65
NDI device uses the clock signal to provide commands and
data to and receive data from the data channel. Further, the
4
transmitter of the NDI device of the present invention uses the
bus clock signal to transmit data to the controller.
However, if the clock detector of the NDI device does not
detect a clock signal associated with the data sent from the
controller, the NDI device determines that the bus controller
is operating in the asynchronous mode. In this instance, the
NDI device provides commands and data to and receives data
from the data channel in an asynchronous mode independent
of a bus clock. Further, the transmitter of the NDI device of
the present invention transmits data to the controller asyn-
chronously independent of a bus clock in the synchronous
mode.
In one embodiment, the controller provides synchronous
clock signals via a common clock bus. In this instance, the
clock detector of the present invention receives the synchro-
nous clock signals and analyses the signals to determine
whether it is being sent at the same rate as the data bits. If so,
the clock detector of the network device interface determines
that the controller is operating in the synchronous mode.
Additionally, in some embodiments, the network device
interface of the present invention may further include a bit
rate detector connected to the common digital bus. In this
embodiment, if the controller is operating in an asynchronous
mode, the controller is transmitting commands and data at a
certain bit rate. The bit rate detector of the present invention
detects the bit rate, and the NDI device uses this bit rate to
send commands and data to the data channel and receive data
from the data channel. Further, the transmitter of the present
invention uses the detected bit rate to transmit data back to the
controller.
In addition to transmitting data in an asynchronous mode at
a defined bit rate, the controller may also alter the bit rate
during communication. In this embodiment, the controller
may initially transmit a first message to a data channel at a
predetermined bit rate. In thi s embodiment, the clock detector
will not detect a synchronous clock signal, but the bit rate
detector will detect the first bit rate at which the message is
transmitted by the controller. Based on this first bit rate, the
network device interface of the present invention uses this bit
rate to send commands and data to the data channel and
receive data from the data channel. Further, the transmitter of
the present invention uses the detected first bit rate to transmit
data back to the controller.
After the first or several messages are sent at the first bit
rate, the controller may alter the bit rate and send a second
message at a second bit rate. In this embodiment, the bit rate
detector of the NDI device will detect the second bit rate at
which the message is transmitted by the controller. Based on
this second bit rate, the NDI device of the present invention
uses this bit rate to receive commands and arguments from the
bus controller and send data back to the bus controller.
In one embodiment, the controller may send an example
message at an altered bit rate from the bit rate previously used
for sending commands and data. In this embodiment, the bit
rate detector of the NDI device detects the change in bit rate
and the transmitter of the NDI device transmits data back to
the controller at the new bit rate thereby, signifying that the bit
rate has been altered. Further, in another embodiment, the
controller may send a baud select command that defines the
bit rate at which messages are to be transmitted.
As mentioned, the NDI device of the present invention
operates in conjunction with a protocol. In one embodiment,
the protocol uses a plurality of different addresses to address
either one or several data channels at the same time. For
example, in one embodiment of the present invention, the
protocol uses a logical address to address an individual data
channel, a group address to address a number of data chan-
US 7,552,256 B2
5	 6
nels, and a global address to address all data channels at the 	 cifically, in this embodiment, the controller transmits a com-
same time. In this embodiment, the logical and group masks 	 mand to a plurality of data channels, where the message
are stored in a memory device associated with the NDI device 	 comprises a plurality of bits having a value defined by a
of the present invention. The group masks are an efficient way	 transition between first and second states. Further, the con-
for the NDI device to store a list of group addresses for each 5 troller transmits a synchronous clock signal comprised of a
channel. A group mask is constructed that comprises a plu- 	 plurality of clock pulses from the controller to the plurality of
rality of bits for each data channel. Each bit of the mask is	 data channels simultaneous with the message. In this embodi-
associated with a respective group and has a first state indi- 	 ment, the plurality of the network device interfaces will com-
cating that the respective data channel is a member of the 	 mence performance of the command at the same predeter-
group and a second state indicating that the respective data io mined time as defined by a respective clock pulse which, in
channel is a nonmember of the group. The mask is also stored 	 turn, is defined based upon a predetermined relationship to a
in the memory associated with the network device interface. 	 respective bit of the message.
In this embodiment, whenever a command or data is sent it 	 For example, in one embodiment, the network device inter-
will include either a logical, group, or global address. For 	 faces commence performance in synchronization with the
each command or data message that is sent, the address asso- 15 first clock pulse following the respective bit of the message.
ciated with the message is analyzed by the NDI device. If the 	 Specifically, in one embodiment, the message transmitted has
address is global, the NDI device will implement the com- 	 a plurality of bits having a value defined by a transition
mand. Likewise, if the address is logical and corresponds to 	 between a first state and a second state and the message
the logical address of a data channel associated with the NDI 	 defines a sync portion, a message body and a parity bit. In this
device, the NDI device will implement the command. If the 20 embodiment, the network device interfaces commence per-
address is a group address, the NDI device of the present 	 formance of the command at the same predetermined time as
invention will determine if a data channel associated with
	
defined by a respective clock pulse which is, in turn, defined
NDI device is a member of the group defined by the group 	 based upon a predetermined relationship to the transition that
address by analyzing the mask associated with the respective 	 defines the value of the parity bit of the message.
data channel. The network device interface will only imple- 25	 As discussed, the NDI device of the present invention
ment the command if the data channel is a member of the 	 operates in conjunction with a protocol that has a fixed, low-
group having the group address. 	 level instruction set that, in turn, allows in some case for use
As discussed above, the NDI device of the present inven- 	 of simplified controllers and network device interfaces on
tion is capable of operating in either a synchronous or asyn- 	 network devices. Specifically, in one embodiment, the
chronous mode. Further, the controller is capable of provid- 30 present invention provides a protocol stored on a computer-
ing a group address to send a command to a plurality of data 	 readable medium. The protocol is used for transmitting com-
channels at the same time. A problem arises, however, when 	 mands and data between a controller and a network device
the NDI devices connected to each data channel are operating 	 interface across a common digital network. Importantly, the
in asynchronous mode, in that it is difficult to synchronize 	 protocol includes at least one of a command and a data struc-
them such that they apply the command associated with the 35 ture for sending respective commands and arguments to data
group address at the same time to the respective data channels 	 channels. The data structure is also used to send data from
connected to them. In light of this, in one embodiment, the 	 data channels to the bus controller.
NDI devices can be synchronized, even though they are oper- 	 In light of this, the present invention also provides a serial,
ating in asynchronous mode. 	 multiplexed communication system that uses state machines.
Specifically, in one embodiment of the present invention, 40 Specifically, the communication system of the present inven-
the controller transmits a command to a plurality of data 	 tion includes a controller for issuing a plurality of commands
channels, wherein the command comprises a plurality of bits 	 and a plurality of data channels for performing predefined
having a value defined by a transition between first and sec- 	 functions in response to the commands. Connecting the con-
ond states. In thi s embodiment, each of the NDI devices of the 	 troller and network device interface is a common digital bus
present invention commences implementation of the com- 45 for supporting communication therebetween. Further, the
mand at the same predetermined time relative to the transition	 communication system includes a plurality of network device
that defines the value of a respective bit of the command such
	
interfaces, one of which is associated with each data channel
that the plurality of network device interfaces perform the 	 for interconnecting the respective data channels with the
command simultaneously in a time-deterministic manner. In 	 common digital bus. In this embodiment, each network
one further embodiment, the controller transmits a command 5o device interface comprises a state machine and is independent
comprising a sync portion, a message body and a parity bit. In	 of a processor.
this embodiment, the NDI devices of the present invention 	 As mentioned previously, in the synchronous mode, the
commence performance of the command coincident with the	 controller provides a synchronous clock signal across the
transition that defines the value of the parity bit. Further, in 	 network bus to the network device interfaces. In the synchro-
another embodiment, the controller transmits a command 55 nous mode, the synchronous clock is used as the clock signal
comprising a start bit, a command field, an address filed
	
for transmitting data. However, some A/D and D/A convert-
having an unused last bit set to 0, and a stop bit set 1. In this 	 ers, as well as some signal conditioning devices, cannot oper-
embodiment, the NDI devices of the present invention com-	 ate at the clock speed set by the synchronous clock. In light of
mence performance of the function at each data channel coin- 	 this, in one embodiment of the present invention, the network
cident with the transition from the unused bit of the address 6o device interface of the present invention may include a clock
field to the stop bit. 	 divider. The clock divider may either be connected to the
In addition, as described above, in the synchronous mode, 	 synchronous clock signal output by the controller or it may be
the controller transmits a synchronous clock signal on the 	 connected to a local oscillator.
common digital bus. In this embodiment, the NDI device of	 Specifically, in this embodiment, there is a bus controller,
the present invention may also provide for synchronous 65 sending a synchronous clock signal and commands to the
implementation of commands between several network 	 network devices at one frequency, and NDI devices listening
device interfaces by using the synchronous clock signal. Spe- 	 to the synchronous clock and data from the bus controller. The
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NDI devices are converting the data and commands from the
bus controller into the proper format expected by the data
channels connected to the NDI devices, and the NDI devices
are simultaneously providing the divided second clock signal
to data channels, such that the data channels operate in accor-
dance with the second clock signal frequency to convert data
while the controller and NDI devices operates in accordance
with a first clock frequency to send commands and data over
the network bus.
In one further embodiment, the NDI device of the present
invention further includes a method for synchronizing the
dividers associated with each NDI device with those of all
other NDI devices connected to the common digital bus.
Specifically, as stated previously, in some embodiments, the
controller will send a group address so that a command is
performed on a plurality of data channels at the same time. In
order for this to occur, however, all of the clock dividers
provided to data channels that use the divided clock located at
each NDI device must be synchronized. In light of this, in one
embodiment, the controller sends a first clock signal across
the common digital bus. Further, the controller commands
each of the dividers to synchronize the transmission of their
respective second clock signals with an edge of the first clock
signal such that individual second clock signals provided by
each of the dividers is synchronized with respect to the first
clock signal to thereby synchronize each of the converters.
In addition to operating in accordance with different clock
signals, some A/D and D/A converters also operate in accor-
dance with specialized commands that are different from the
commands used by the controller. In light of this, the network
device interface of the present invention may include a special
feature used to provide the specialized commands for the
converter. This feature is called command translation. As
such, during operation, the NDI device of the present inven-
tionreceives commands and data from the controller in accor-
dance with a first set of commands and converts the command
in accordance with a second set of commands for application
to the converter. Further, the NDI device of the present inven-
tion may send data received from the converter across the
common digital bus in accordance with the first set of com-
mands.
The preferred protocol for the NDI devices uses Manches-
ter encoding of network data bits to help allow miniaturiza-
tion of the NDI devices. It must be understood that for any
device to receive asynchronous serial data, it must be able to
acquire the timing of the data sequence from the serial data
stream. Normally, thereceiver of the serial asynchronous data
must have a local oscillator to cause its receiver to operate,
and recover the timing information from the serial data. Once
the timing information has been extracted, the asynchronous
receiver is able to receive serial data at certain rates, plus or
minus a certain deviation from these rates, given this local
oscillator frequency. Manchester encoding of serial data
causes a transition from high to low or low to high in the
center of every bit. This makes it easy to extract the necessary
timing information from the serial data stream. Because it is
so easy to extract the timing information from the Manchester
encoded serial data stream, a relatively large deviation from
the expected data rate, based on the local oscillator can be
tolerated. This tolerance to relatively large deviations from
the expected data rates allows each NDI receiver to use a low
accuracy local oscillator to receive the Manchester encoded
data. Low accuracy local oscillators can be made extremely
small. Current embodiments of adequate local oscillators are
only about IxL5 millimeters. This aids in making miniature
NDI devises.
8
BRIEF DESCRIPTION OF THE DRAWINGS
FIG.1 is a block diagram of a networked system for trans-
mitting commands and data digitally between a controller and
5 a plurality of data channels via a network bus according to one
embodiment of the present invention.
FIG. 2 is a block diagram of the operations preformed to
transmit commands and data digitally between a controller
to and a plurality of data channels via a network bus according
to one embodiment of the present invention.
FIGS. 3A and 3B are generalized block diagrams of a NDI
device for digitally communicating commands and data
between data channels and a controller across a network bus
15 according to one embodiment of the present invention.
FIG. 4 is a block diagram of the operations performed by
the NDI to retrieve data from a remote devices and illustrates
the ability of the NDI device to perform multiple tasks at the
20 same time while simultaneously communicating with the bus
controller according to one embodiment of the present inven-
tion.
FIG. 5 is a block diagram of the operations performed to
translate commands sent by a controller to a remote device
25 into specialized commands used by a converter connected to
the NDI, such that the controller may communicate with the
remote device according to one embodiment of the present
invention.
FIG. 6 is a block diagram of the operations performed to
so determine whether a controller is operating in either a syn-
chronous or asynchronous mode according to one embodi-
ment of the present invention.
FIG. 7 is a block diagram of the operations performed to
35 determine the bit rate at which a controller is transmitting
commands and data according to one embodiment of the
present invention.
FIG. 8 is a block diagram of the operations performed by an
NDI while the bus controller is assigning logical addresses
40 and group addresses to the network device according to one
embodiment of the present invention.
FIG. 9 is graphic diagram illustrating the synchronization
of an internal free running clock provided by the NDI device
45 to a data channel in order to synchronize the free running
clocks of multiple data channels attached to the network
through multiple NDI devices according to one embodiment
of the present invention.
FIG. 10 is a schematic diagram of an electrical network
50 system according to one embodiment of the present invention
implemented in an aircraft.
FIG. 11A is a block diagram of the connection of the NDI
device of the present invention to a successive approximation
55 A/D that uses a convert signal from the NDI device to acquiredata with precise timing, according to one embodiment of the
present invention.
FIG. 11B is a block diagram of the connection of the NDI
device of the present invention to a digital filter and decimator
60 and a sigma/delta A/D that uses the synchronized divided
clock and possibly the synchronize signal to acquire data with
precise timing, according to one embodiment of the present
invention.
FIG. 11C is a block diagram of the connection of the NDI
65 device of the present invention to a successive approximation
A/D and signal conditioning with switched capacitor filters,
where the switched capacitor filters require both the convert
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and divided clock signals to acquire data with precise timing,	 network devices that are connected to the controller by a
according to one embodiment of the present invention. 	 common network. FIG.1 is an illustration of one embodiment
of the implementation of the interface of the present inven-
DETAILED DESCRIPTION OF THE INVENTION	 tion. This illustration is provided so that a more complete
5 understanding of the present invention may be appreciated. It
The present invention now will be described more fully 	 must be understood that the present invention is not limited to
hereinafter with reference to the accompanying drawings, in 	 this configuration and may be embodied in many different
which preferred embodiments of the invention are shown. 	 network systems. The current embodiment of the NDI uses
This invention may, however, be embodied in many different 	 the RHAMIS-HS protocol, however, other embodiments
forms and should not be construed as limited to the embodi-
 io contemplated by this disclosure may use other protocols.
ments set forth herein; rather, these embodiments are pro- 	 With regard to FIG. 1, a general embodiment of a net-
vided so that this disclosure will be thorough and complete, 	 worked system 30 in which the present invention is used is
and will fully convey the scope of the invention to those	 shown. Specifically, the networked system includes a master
skilled in the art. Like numbers refer to like elements through- 	 controller 32 such as high-level processor or personal com-
out.	 15 puter that processes data from and sends commands and data
As described above, many conventional data acquisition 	 to data channels 34, such as sensors, actuators, and sub-
and control systems use individual wiring to connect remote 	 systems, located at desired points in the network. Importantly,
devices, such as sensors, actuators, and subsystems, to a	 the networked system further includes a network controller
central controller for data acquisition and control. Due to the	 36 connected between the master controller 32 and a network
large number of remote devices, the total of the individual 20 bus 38, and either one or several NDI devices 40 connected
wiring for each of these devices can be expensive, bulky,	 between the network bus and the data channels . Connecting
heavy, and difficult to install and maintain. Further, since 	 the network controller and NDI devices to the network bus are
many of these remote devices are analog, signals to and from 	 respective transmitters, 42-46, and receivers 48 -52. A first
the remote devices are susceptible to noise and signal degra- 	 transmitter 42 connected between the network controller and
dation.	 25 the network bus transmits commands and data on the net-
As described in greater detail below, the present invention	 work, while a second transmitter 44 also connected between
remedies these and other problems by providing a network 	 the network controller and network bus may be used in some
device interface (NDI) for connecting various data channels, 	 embodiments to transmit a synchronous clock signal.
that can be sensors, actuators, and subsystems, to a common 	 In normal operation, the remote devices that are sensors are
controller for transmission of commands and data to and from so connected to a specific object under study and sense charac-
the data channels and the controller. Importantly, the NDI 	 teristics of the object such as temperature, strain, flex, speed,
device of the present invention connects various remote 	 air flow, etc. Further, the remote devices that are actuators are
devices to the controller via a common network, thereby 	 connected to mechanical members and other structures to
permitting the various remote devices to share the same wir- 	 operate on the object under test. One or several of the remote
ing for communicating with the controller. Further, the NDI 35 devices are connected to a single NDI device of the present
of the present invention can interface to different types of data	 invention via individual data channels containing converters
channels, which can be analog-to-digital or digital-to-analog 	 and signal conditioning devices. Further, either the master
or other. Sensors are connected to the NDI as analog-to- 	 controller or the network controller may be configured to send
digital data channels and actuators are connected to the NDI 	 data and commands acro s s the network to the various network
as digital-to-analog data channels. The NDI of the present 4o devices. Given that both of these controllers are capable of
invention is capable of taking the digital data from an analog- 	 such action, the generic term bus controller is used in the
to-digital channel, formatting it according to the proper pro- 	 discussion below to describe operations that may be per-
tocol, and transmitting it onto the network according to the	 formed by either the master or network controller.
protocol. The NDI of the present invention is also capable of 	 With reference to FIG. 2, to acquire data from a sensor or
taking digital data from the network, providing it as digital 45 activate and actuator, the controller sends commands and data
data to a Digital-to-Analog converter (D/A), and causing the 	 digitally across the network to the remote devices, where the
D/A to convert the data to an analog signal. It is possible for 	 command and data is designated for either one or a group of
other embodiments of the NDI to accept or produce analog	 the data channels on the remote devices. (See step 200). The
signals directly to and from its data channels. By transmitting 	 commands and data are transmitted across the network using
the data across the network in a digital format, the commands 5o a data protocol. The NDI devices of the present invention
and data are less susceptible to noise and degradation. 	 receive and interpret the data and commands using the struc-
Further, the NDI of the present invention operates in con- 	 ture of the data protocol. (See step 210). Further, the NDI
junction with a data protocol that allows the controller to 	 devices of the present invention determine whether the com-
communicate with either one or several network devices at a	 mands and data are designated for the data channels con-
time across the network. Importantly, the data protocol used 55 nected thereto. (See step 220). If so, the NDI either acquires
by the NDI device of the present invention has a fixed, low- 	 data from the designated data channel if it is a sensor or
level instruction set. Due to the simplicity of the protocol, the 	 commands the data channel to perform a conversion if it is an
NDI device of the present invention is not required to be a	 actuator. (See step 230). Analog data retrieved from the sen-
high-level processor. Instead, in one preferred embodiment, 	 sor channels is first converted into digital data, (see step 240),
the NDI device of the present invention is a state machine 6o and then converted into the proper format according to the
implemented as an Application Specific Integrated Circuit 	 data protocol. Further, the digital data is transmitted to the
(ASIC). An advantage of using a state machine to implement 	 controller. (See step 250).
the NDI instead of a micro-controller or processor is that 	 As illustrated in FIGS. 1 and 2, the NDI device of the
many processes can occur simultaneously, which aids the 	 present invention operates as an interface between the bus
NDI to be time deterministic and fast. 	 65 controller and the data channels. Importantly, the NDI device
As mentioned above, the NDI of the present invention is 	 of the present invention is capable of accepting digitized,
used as an interface between a common controller and various 	 analog data signals from data channels for transmission
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across the network bus. The NDI can also accept digital data	 generalized block diagram of a NDI device 40 according to
from the bus controller and present it to a data channel. Then 	 one embodiment of the present invention. As illustrated, the
a D/A converter can change the data to an analog signal. It is 	 NDI device of the present invention is connected between the
possible that some data channels would accept and use the	 network bus 38 and remote devices 34 and 36, such as illus-
digital data directly without converting it to analog. Some 5 trated previously in FIG. 1. In this embodiment, one of the
embodiments of an NDI may have an analog-to-digital (A/D) 	 remote devices 34 is a sensor and the other remote device 36
converter and a D/A converter integrated into the NDI, 	 is an actuator or similar device. Both remote devices contain
thereby being configured to accept or present analog signals 	 signal conditioning devices, 58 and 60, for conditioning ana-
from or to data channels. The NDI device of the present 	 log signals. With regard to remote device 34 the signal con-
invention also operates in conjunction with a selected data io ditioning 58 is for a sensor signal. The signal conditioning for
protocol to properly receive and decode or format and send 	 an actuator is shown in 60. Signal conditioning can include
data efficiently via a network bus. 	 but is not limited to amplifiers, filters, attenuators, etc.
Further, the NDI device of the present invention provides	 Importantly, connected between the remote devices and the
additional operations and features, such as programmable 	 NDI device of the present invention are A/D and D/A con-
trigger command conversion, and clock signals, that allow the 15 verters, 62 and 64, respectively. The A/D converter 62 is
controller to communicate with different types of devices that 	 connected between the NDI device and the sensor 34. The
compose data channels. Additionally, the NDI device of the 	 A/D converter converts analog signals from the sensor chan-
present invention includes stored information and procedures 	 nel into digital data for input into the NDI device. Similarly,
for configuring the data channels connected thereto. A/D and 	 the D/A converter 64 is connected between the NDI device
D/A converters are examples of components of data channels 20 and the actuator device 36 and converts digital signals from
that may need to be programmed or configured. The NDI 	 the NDI device into analog signals for input into the actuator
device of the present invention may also provide a local clock 	 channel. It is possible that some sensors and some actuators
signal to data channels that is some fraction or multiple of the 	 could produce or accept digital signals directly so that theA/D
local oscillator or synchronous bus clock. The local clock 	 62 or D/A 64 is not necessary.
signals of many or all NDI devices on a network can be 25	 As illustrated previously in FIG. 1, the NDI device of the
synchronized by the bus controller. Further, theNDI device of 	 present invention is connected to the network bus via a first
the present invention operates in conjunction with the data 	 receiver 50 that receives commands and data from the con-
protocol to provide a unique logical address and group	 troller. A second receiver 52 is also provided for receiving the
addresses for each of the data channels, such that the data	 optional synchronous clock signal from the controller if the
channels may be either addressed individually, in a synchro-  so network is operated in synchronous mode. A transmitter 46 is
nized group, or all together.	 also connected between the NDI device of the present inven-
In addition to allowing for data communication between 	 tion and the network bus for transmitting data to the control-
the controller and remote devices and data channels having 	 ler. Further, a memory device 66 and a local oscillator 68 are
different configurations, the NDI device of the present inven- 	 connected to the NDI device of the present invention. Differ-
tion also allows for data communication across the bus net- 35 ent embodiments of the NDI device could integrate some or
work using different data transmission modes. Specifically, in 	 all of the following: the receivers, transmitters, local oscilla-
one mode of the present invention, the NDI device of the 	 tor, and memory.
present invention operates in conjunction with the controller 	 FIG. 3B provides an illustration of the various control logic
in a synchronous mode, in which a synchronous clock signal 	 components of the NDI device 40 according to one embodi-
provided by the controller is used by the NDI device to 40 ment of the present invention. Specifically, the NDI device of
receive commands and data from the bus controller. This 	 this embodiment of the present invention includes ports, 70
same synchronous clock signal is used by the NDI to send 	 and 72, for connecting to the data channels, 34 and 36. These
data to the bus controller or other network devices. 	 ports are typically serial ports, but may be parallel ports in
As a note, the NDI devices typically do not transmit the 	 some embodiments. The ports of the NDI device are con-
synchronous bus clock signal back to the bus controller. 45 trolled by individual port controllers, 74 and 76. Data lines
Instead, the NDI devices typically only clock data out on 	 incorporated in each port include a data output line 78
received edges of the synchronous bus clock signal in the	 referred to as Serial MOSI (master out slave in), a chip enable
synchronous mode. Generally, only the bus controller trans- 	 or chip select line 80 referred to as CE, a clock signal line 82
mits the synchronous bus clock signal. Further, the bus con-	 referred to as Serial CLK, and a trigger 84. As illustrated, the
troller will typically include an asynchronous receiver for 5o data output line 78 consists of a configuration data output line
receiving data from the NDI devices. 	 78a and a data out/special command out line 78b. The con-
In another mode, which can be the same or different 	 figuration data output line 78a is used as described later for
embodiment, the NDI device operates in conjunction with the 	 configuring the data channel at power up. Further, the data
controller in an asynchronous mode. In this embodiment, the	 out/special command out line supplies data from the bus
NDI device of the present invention analyzes and determines 55 controller to the data channel. The output select line 79
the bit rate at which the controller is transmitting data on the 	 toggles a select switch 86 between the configuration data
network bus and then uses this bit rate to retrieve commands	 output line and Serial out data line depending on whether the
and data from the bus controller and send data to the bus 	 NDI device is in power up mode or in normal operation.
controller or other network devices. Also in the asynchronous 	 As mentioned, the NDI device of the present invention
mode, the NDI device may still synchronize data conversion 60 further includes a data stack 88 defined as a plurality of data
on data channels located on different NDI devices. Data con-	 registers creating a memory. The data stack is used for storing
version is synchronized on the separate data channels by 	 digital data acquired from a data channel. A data stack can
having it occur on or very shortly after the changing edge of 	 also be used for storing data from the bus controller to send to
a special bit in a command from the bus controller. 	 a data channel. The data stack is typically operated as a
These and other advantages are realized by the NDI device 65 last-in-first-out (LIFO) device, where the last value placed in
of the present invention; one embodiment of which is illus- 	 the data stack is the first value retrieved from the stack. This
trated in FIGS. 3A and 3B. Specifically, FIG. 3A illustrates a 	 way, no matter what the stack size, data will be returned to the
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bus controller by different NDI devices in the same order. 	 nels. There may be other uses for this memory data at power
There is minimum delay between putting a new data value on 	 up. This memory can also be used by the bus controller to
the top of the stack to when the bus controller can read it. 	 store user-defined information such as network device instal-
However, there would be a large delay if the bus controller	 lation location, calibration data, etc. The contents of this
had to read data from the bottom of a stack. 	 5 memory are commonly called TEDs which stands for Trans-
As illustrated, associated with the data stack is a stack
	
ducer Electronic Data Sheet.
depth register 90. The stack depth register indicates the num-	 Further, the NDI device of the present invention may
ber of valid data words in the stack at that time. 	 include control logic 106 for receiving commands and per-
Further, internal to the current embodiment of the NDI 	 forming built in testing, calibration, and transitioning the NDI
device of the present invention are a status register 92 and a io device between a sleep and wake mode.
data select multiplexer 94 for each data channel. Importantly, 	 As illustrated in FIG. 1, the NDI device of the present
the status register includes information relating to the status 	 invention communicates with a controller across a network
of the data channel, such as whether the data channel is in a 	 bus. The discussion of the various operations of the present
ready mode, whether the data channel supports a command, 	 invention described below are with regard to the NDI device.
or whether there is a message transmission error, etc. The data 15 Detailed operation of the master and network controllers is
select multiplexer, depending on the data requested, connects 	 not described herein. However, a complete detailed disclo-
either the status register, data stack, or stack depth register, to	 sure of the operation of the master controller and network
an output data multiplexer 96. The data select multiplexer 94 	 controller is provided in U.S. Provisional Patent Application
for each channel is controlled by the respective port control- 	 No. 60/254,137 entitled: NETWORK CONTROLLER FOR
ler, 74 and 76. The output data multiplexer 96, in turn, selects 20 DIGITALLY CONTROLLING REMOTE DEVICES VIA A
between the output of the two remote devices or a device 	 COMMON BUS and filed on Dec. 8, 2000. The contents of
inventory register 98. Different embodiments of the NDI	 this patent application are incorporated in its entirety herein
device may have different multiplexer arrangements in the 	 by reference.
NDI device, but the effect will always be to allow the bus 	 As mentioned, the NDI device of the present invention
controller to access any register for any data channel in an 25 provides several advantages. One important aspect of the NDI
NDI device that it needs.	 device of the present invention is self-configuration at power
The Device Inventory block 98 is used by the NDI device to	 up of the A/D and D/A converters and the remote devices
execute the Device Inventory operations that are shown in the	 connected to the NDI device. As illustrated in FIG. 1, the
flow chart in FIG. 8. 	 remote devices connected to the network bus may be numer-
Further, the NDI device of the present invention also 30 ous and spread far apart making it difficult to configure the
includes an address decoder 100 and a command decoder	 devices from a central location. In light of this, in one embodi-
102. As described later below, these decoders receive the	 ment of the present invention, the NDI device includes data
command and data transmitted by the controller, decode the 	 related to the gain, offset, filters, etc. of the signal condition-
commands and data, and determine whether the commands 	 ing devices, 58 and 60, and data related to the A/D and D/A
and data are addressed to one or more of the data channels 35 converters stored in the memory device 66, (illustrated in
connected to the NDI device. If the commands and data are 	 FIG. 3A). Specifically, in one embodiment, the NDI device of
addressed for one of the data channels, the NDI device of the 	 the present invention allows 16, 16-bit digital words from the
present invention will operate on the data channel in accor- 	 memory device to be output each of the ports, 70 and 72, at
dance with the command. The above components are some- 	 power up. This aspect of the NDI device of the present inven-
times referred to herein as a device interface. 	 40 tion allows for automatic configuration of off-the-shelf A/D
An NDI device will include a non-volatile memory indi-	 and D/A converters.
cated in FIG. 3A as memory device 66 that will be used by the	 The configuration data stored in the memory device is
NDI to store the UUID, protocol version, number of data 	 programmable by the controller. The 16, 16-bit words can be
channels, logical addresses, group masks, configuration data, 	 programmed to be split into 32, 8-bit bytes for output by the
and other data that the manufacturer or user may define. The 45 ports to the A/D and D/A converters and signal conditioning.
communication with this memory device is illustrated in FIG. 	 Further, the NDI device of the present invention can be pro-
3B by the input and output lines from the configuration reg-	 grammed by the controller to change the Serial clock 82 phase
ister 104 to the memory device. The bus controller will be able	 and Serial clock 82 polarity at which the configuration data is
to read the memory and write to various memory locations 	 output at the ports, 70 and 72.
according to the protocol. The logical address and group 50	 In addition to configuring the A/D and D/A converters and
mask fields in memory are special. They can only be written 	 signal conditioning devices atpowerup, the NDI device of the
to by the bus controller immediately after the NDI device has 	 present invention is also configurable to operate with differ-
won a Device Inventory Competition according to the flow 	 ent types of A/D and D/A converters and signal conditioning
diagram in FIG. 8. This allows every NDI device to be	 devices. Specifically, there are many types of converters, such
uniquely identified by the bus controller and then the logical 55 as successive approximation A/D converters and sigma/delta
addresses and group masks to be assigned. By mandating that 	 oversampling converters. These converters may operate dif-
a Device Inventory Competition must be won prior to writing 	 ferently in terms of clocking and operational delay. Further,
to these fields, it becomes virtually impossible to accidentally 	 some signal conditioning devices, such as switched capacitor
change these values. This same sort of memory protection can 	 filters and digital anti-alias filters operate differently in terms
be applied by the NDI device manufacturer to other memory 60 of clocking.
fields.	 For example, as illustrated in FIG. 1, in the synchronous
At power up some of the contents of the non-volatile	 mode, the controller provides a synchronous clock signal
memory 66 are loaded into the logical and group address 	 across the network bus to the network devices. In the syn-
decoder registers 100, configuration registers 104 for the	 chronous mode, the synchronous clock signal is used as the
Serial ports, 70 and 72, command translation registers in port 65 clock signal for transmitting network data. Some A/D con-
controllers, 74 and 76, and some contents are sent out the 	 verters, such as Analog Devices' AD7714 converter need a
Serial ports or other parallel ports for configuring data chan-	 continuous clock signal to operate correctly. This clock is
US 7,552,256 B2
15
	
16
usually lower frequency than the synchronous clock signal
	
filters, or sigma/delta converters, etc. This clock signal con-
provided by the controller. In light of this, in one embodiment 	 tinues running even when operational steps 300-380 are not
of the present invention, the NDI device of the present inven- 	 taking place.
tion may include a clock divider 108. The clock divider may	 In instances where the Universal Asynchronous Receiver
either be connected to the synchronous clock signal output by 5 Transmitter (DART) protocol is used, the controller transmits
the controller as shown in FIG. 3B or it may be connected to	 a command comprising a start bit, a command field, an
a local oscillator 68, as illustrated in FIG. 3A. 	 address filed having an unused last bit set to 0, and a stop bit
This clock signal provided by the NDI device can be syn- 	 set 1. In this embodiment, the NDI device of the present
chronized by the bus controller as shown in FIG. 9. The clock 	 invention commences performance of the function at each
signal can simultaneously be synchronized in one, several, or io data channel coincident with the transition from the unused
all NDI devices on the bus. In the example in FIG. 9 the 	 bit of the address field to the stop bit.
internal clock frequency is shown as 1/4 the synchronous bus	 In addition to clock and delay issues, some A/D and D/A
clock frequency. It could actually be any other fraction of the	 converters also require special commands. For example,
synchronous bus clock frequency. 	 some A/D and D/A converters are programmable to take
FIG. 4 is a block diagram of the operations performed by 15 different readings from a sensor. For instance, in one appli-
the NDI in response to one particular command from the bus 	 cation, an A/D converter is connected to a strain gauge that
controller. This diagram illustrates that the NDI device is	 senses strain in three dimensions. Each readable dimension is
capable of doing more than one task at a time. The ability of	 addressable with a separate 16-bit address. Either one or all of
the NDI device to do multiple tasks at the same time allows 	 the measurements for each dimension may be accessed by
the NDI device of the present invention to acquire or control 20 applying the associated 16-bit command to the converter. It
1 or more data channels at the same time while simulta- 	 may become burdensome to store all of the bit commands in
neously communicating with the bus controller. 	 the controller and transmit them across the network bus. To
With reference to FIG. 4, in operation, the NDI device of	 simplify operation of the protocol, (as discussed below), the
the present invention initially receives a command, (see step 	 NDI of the present invention maintains these special com-
310), such as Trigger and Read command, from the controller 25 mands so that they do not have to be kept up with by the
and interprets the command. If the command and address are 	 controller or sent across the network. In light of this, in one
intended for a data channel on the NDI device the NDI device	 embodiment, the NDI of the present invention includes the
begins the operations shown in steps 330 and 360 in parallel.	 specialized bit commands associated with the A/D or D/A
Specifically, the NDI device sends a convert signal to the data 	 converters connected to the NDI. With reference to FIGS. 3A
channel attached to the NDI. (See step 330). The rising edge so and 313, these commands are originally stored in the memory
of this data pulse occurs at the center edge of the parity bit at 	 device 66, where they are programmable. During power up,
the end of the Trigger and Read command. The convert signal 	 these specialized bit commands may be stored in the com-
is provided to latch analog data into the sample and hold 	 mand decoder 102.
circuitry of an A/D converter, or can be used to cause a D/A to 	 With reference to FIG. 5, in operation, when a remote
start a conversion process. The precise timing of the rising 35 device having a converter with specialized commands is to be
edge of this signal allows many data channels to know when 	 addressed, (to either obtain data from a sensor or in the case of
to sample or convert analog data, even if the network devices 	 an actuator, activate the remote device), the controller will
are not operating in synchronous mode. 	 send a properly formatted trigger command along with the
After the convert signal is created, a short pause occurs. 	 address of the data channel with the converter. (See step 400).
(See step 340). This pause allows the data channel to have 40 (The format of commands is discussed below). When the NDI
time to convert the analog signal latched in its sample and 	 associated with the data channel receives the command and
hold to be converted into a digital value. In the present	 address, (see step 410) the NDI initially determines whether
embodiment of the NDI device, this pause is programmable. 	 the remote device addressed needs specialized commands.
There are two choices. It can be only a few hundred nanosec- 	 This is done by comparing the address received to the address
onds long, or it can be programmed to be 6 microseconds 45 associated with the data stored in the command decoder. (See
long.	 step 420). Based on the address, the NDI of the present
After the pause, a serial transfer occurs. (See step 350). 	 invention retrieves the proper specialized command from the
During this Serial transfer a programmable word is clocked	 command translation register. (See step 430). The specialized
out on the MOSI line. This programmable word is used to 	 command is then applied to the converter to either receive
cause special A/D converters to output data. An example is an 50 information, in the case of a sensor, or activate an actuator
AD7714. As this serial transfer continues, data is returned 	 corresponding to the command. (See step 440).
from the data channel to the NDI device. The digital data	 As briefly discussed, the controller and the NDI device of
returned to the NDI device on the MISO line is stored in the 	 the present invention are capable of operating in either a
in data register 89.	 synchronous or asynchronous mode. In the synchronous
At the same time operational steps 330, 340, and 350 are 55 mode, the controller provides a continuous synchronous
occurring, operational steps 360, 370, and 380 are also occur-	 clock signal. The synchronous clock signal is used by the NDI
ring. In operation step 360, the contents of the in data register 	 device of the present invention to clock in data from the bus
89 are shifted into the top of the data stack. Next, the contents 	 controller and to clock data out to the controller. This allows
in the top of the data stack are loaded into the transmitter 	 the bus controller to pick any data rate between 0 bits/sec up
register. (See step 370). The last operation is for the contents 60 to some maximum bit rate.
of the transmitter register are transmitted back to the bus 	 The NDI device of the present invention can automatically
controller by the NDI device's transmitter 46. (See step 380).	 detect whether the controller is operating in the synchronous
During all of these operations, the NDI interface is provid- 	 or asynchronous mode. Specifically, with reference to FIGS.
ing a continuous clock signal to the data channel. Not all data 	 3A, 313, and 6, the NDI device of the present invention con-
channels will use this clock but it is available. The frequency 65 tinuously checks the signal received on the second receiver 52
of this clock is programmable. This clock signal is useful for 	 using a clock detector. (See step 500). If a synchronous clock
running devices such as switched capacitor filters, digital	 signal is present, (see step 510), the NDI device of the present
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invention operates in the synchronous mode, (see step 520), 	 systems and operating in both synchronous and asynchronous
and uses the synchronous clock signal from the controller to 	 mode, the NDI device of the present invention can also save
clock data in and clock data out. However, if the NDI device	 overhead in the transmission of data across the network.
of the present invention does not detect a synchronous clock 	 Specifically, as illustrated in FIG. 313, the NDI device of the
signal from the second receiver 52, (see step 510), the NDI 5 present invention includes a data stack 88. In the case where
device of the present invention operates in asynchronous 	 the NDI device is connected to a sensor remote device, the
mode. (See step 530). 	 data stack is an In Data Stack. The In Data Stack contains data
As mentioned above, in asynchronous mode, the controller	 received from the data channel. In this instance, the data
may operate at various bit rates. In light of this, in one 	 stored in the In Data Stack can be read out by the controller
embodiment, the NDI device of the present invention detects io either one word at a time, (i.e., one register at a time), or as a
the bit rate at which the controller is operating. Specifically, 	 block of data, (i.e., multiple registers at a time). Reading a
with reference to FIG. 7, in this embodiment, after the NDI 	 block of data from the data stack at a time saves network
device of the present invention determines that the controller 	 overhead.
is operating in asynchronous mode, the NDI device of the 	 Further, in instances in which the NDI device of the present
present invention monitors the bits of the command and data 15 invention is connected to an actuator remote device, the data
transmitted by the controller. (See step 600). The NDI device	 stack is an Out Data Stack. In this case, the Out Data Stack
determines the time betweenreceipt of each bit using a bit rate 	 contains data transmitted by the controller to be output to the
detector. After a predetermined number of bits have been 	 actuator data channel . When a trigger command is sent to the
received having substantially the same time between trans- 	 actuator, the actuator performs a digital to analog conversion
missions, (see step 610), the NDI device of the present inven- 20 of the word at the top of the data stack, then NDI device will
tion chooses and operates at the bit rate of the data being sent 	 pop the stack, and transmit the new word at the top of the stack
to the NDI device. (See step 620). Importantly, the ability of 	 to the D/A. Data words can be written to the Out Data Stack
the NDI device to detect bit rate is advantageous for fast 	 individually by the controller or as a block of words. Writing
recovery when there are power glitches in the networked	 a block of data to the Out Data Stack instead of one a time
system, or where the controller has transitioned from syn- 25 saves network overhead.
chronous to asynchronous mode. A second important advan-	 In addition to the advantages described above, the NDI
tage of the automatic synchronous clock detect and automatic 	 device of the present invention also provides additional
bit rate detect features is that it allows a single type of NDI 	 advantages. Specifically, in one embodiment, the NDI device
device to communicate on the network using different modes	 of the present invention operates in conjunction with a pro-
of network communication. Designer of the network system 30 tocol that allows data channels to communicate over a simple
can choose the mode of network communication that is opti-	 and high-speed, yet robust, digital multi-drop network. It
mized for the particular application of the network system. 	 must be understood that any applicable protocol could be
In one further embodiment, the bus controller can com- 	 used in conjunction with the NDI device of the present inven-
mand the NDI device to receive and transmit data at a specific 	 tion. However, described below is a particular protocol that
bit rate. The bus controller sends a change bit rate command 35 provides several advantages when used in the networked sys-
followed by the bit rate the NDI devices is to change to. After 	 tem 30 illustrated in FIG. 1. One important advantage being
that the NDI device will receive data from and transmit data to 	 that the simplicity of the protocol allows the NDI device to be
the bus controller at the bit rate instructed by the bus control-	 implemented as a state machine, as opposed to a high-level
ler. Further, the controller may send an example message at 	 processor.
the new bit rate, and the NDI of the present invention will 40	 Specifically, the protocol is designed to insure low-level
change to the new bit rate before real commands and data are	 communication control interface, (i.e., network controllers
sent.	 and NDI devices). The protocol makes possible the develop-
Another advantage of the NDI device of the present is the 	 ment of controller and network device interfaces that are
ability of many data channels on many different NDI devices	 highly miniaturized within the network. If the network con-
on a network bus to sample or convert analog data at substan- 45 troller and NDI devices are implemented in an Application
tially the same time when communicating to the bus control-	 Specific Integrated Circuit (ASIC) or FPGA working in con-
ler in the synchronous or asynchronous modes. One method
	 junction with the protocol, the network controller and NDI
of synchronization of data sampling or conversion in the 	 device can respond quickly and efficiently allowing for maxi-
asynchronous mode is accomplished by having the rising 	 mized bus efficiency. If the bus controller or NDI device is
edge of convert signal 84, (see FIG. 313), go high at or very 50 implemented as an ASIC, the bus controller and NDI devices
shortly after the changing center edge of the convert com-	 can be made very small.
mand from the bus controller. Some protocols call a convert	 The protocol of the present invention also has a low-over-
command a trigger command. The ability of the protocol and
	
head command structure. The protocol of the present inven-
NDI devices to take data or convert data simultaneously even 	 tion does not use a fixed-length message. The length of the
in the asynchronous communication mode is called isochro- 55 message varies depending on the command. This, in turn,
nous.	 permits the elimination of unnecessary data being transmitted
The second method of synchronization data sampling is by 	 if it is not needed to execute a command. In addition, the
providing synchronized clock signals from each NDI device	 command set is minimal and straightforward thus allowing
to each data channel associated with each NDI device. The	 the user to easily pass data through the network bus with
clock signals are synchronized by the bus controller using the 60 minimal manipulation.
synchronize command, and the NDI devices synchronize in	 As discussed, the NDI device of the present invention
response to the command according to the timing in FIG. 9. 	 operates in conjunction with a protocol that has a fixed, low-
That way all data channels using a clock signal that has a	 level instruction set that, in turn, allows in some case for use
frequency that is a divided fraction of the synchronous bus 	 of simplified controllers and network device interfaces on
clock will all be running nearly perfectly synchronously. 	 65 network devices. Specifically, the low level command set
In addition to providing an interface with different types of 	 allows the NDI devices to be implemented as state machines
A/D and D/A converters and different signal conditioning	 instead of processors or micro-controllers. An example of
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how the low level command set works is given here. If the bus 	 ter coding is MIL-STD-1553. Specifically, each bit of the data
controller wants to read a data word from the memory of an 	 is detectable by one detectable transition, (i.e., "0" is defined
NDI device it sends a command to the NDI called set pointer, 	 as low to high and "1" is defined as high to low). Further, each
then follows the command with the pointer value. The NDI 	 message consists of a sync pattern, a message body, and a
decodes the command and sets its memory address pointer to 5 parity flag. The BiSenSys transmission protocol can be oper-
be the value sent by the bus controller. The memory address 	 ated in synchronous or asynchronous mode and the can be
pointer only needs to be a register that latches the value sent	 implemented to operate at any data rate from 1 Hz-10 MHz in
by the bus controller. Next, the bus controller will issue the 	 the synchronous mode or at 1.25, 2.5, 5.0, and 10.0 megabits
read memory word command to the NDI device. The NDI 	 per second in asynchronous mode. Additionally, the protocol
device responds by accessing the memory word pointed to by io of the present invention may be implemented in a UART
its memory address pointer, and transmitting it to the bus	 based protocol. This protocol is designed to operate at a 1.0
controller. If the bus controller wants to read a block of data 	 megabit per second data rate and uses a 9-bit message format
from the memory of the NDI it repeats the process multiple 	 and non-return-to-zero bit coding.
times.	 There are at least three types of data frames transmitted
If the command set is a high level command set, the above 15 across the network bus, with the data frames differing
described read process, would be implemented as a read
	
between the BiSenSys protocol and the UART protocol.
special memory block command. The NDI device would need	 There are 3 types of BiSenSys data frames. The first type is a
to be able know where to set its pointer to access the special 	 command frame. A command frame consists of a command
memory block, set its pointer, know how big the special 	 sync pattern followed by 10 Manchester encoded address
memory block is, and then send the special memory block. 20 bits, followed by 7 Manchester encoded command op-code
This protocol offloads many of these tasks, such as keeping	 bits, and 1 Manchester encoded parity bit. The command sync
track of where special memory information is stored, and how 	 consists of the one and a half bus bit periods high and one and
big the block sizes of the special memory information is, and 	 a half bit periods low state on the bus.
where to store special memory data, from the NDI device.	 The second type of frame is an argument frame. An argu-
These tasks are performed by the bus controller instead by 25 ment frame begins with a data sync pattern which is followed
stringing low level instructions like set memory pointer and
	
by 16 Manchester encoded argument bits, one Manchester
read and write memory together. 	 encoded flag bit, and finally one Manchester encoded parity
As discussed, the NDI device of the present invention	 bit. The data sync pattern consists of the one and a half bit
operates in conjunction with a protocol that has a fixed, low- 	 periods low followed by one and a half bit periods high. The
level, and low overhead instruction set that, in turn increases 30 last type of BiSenSys frame is the data frame. Data frames
the actual data rate on the network bus when used with smart 	 begin with the data sync pattern, which is followed by 16 bits
sensors and actuator. Network traffic for networking sensors 	 of Manchester encoded data, one Manchester encoded flat bit,
and actuators is different from regular computer network 	 and one Manchester encoded parity bit. The only difference
traffic. Computer networks need to transfer large data files or 	 between an argument frame and a data frame is that argument
messages from one computer to another. Consequently they 35 frames are transmitted by the bus controller data frames are
have checksums and block sizes associated with the messages	 transmitted by network devices. Arguments are only trans-
to ensure robust and error free data transmission. These 	 mitted by the bus controller following certain commands. The
checksums and block sizes, or other overhead, associated 	 commands that require an argument to follow them are
with these computer network protocols is not a problem 	 defined in the RHAMIS/BiSenSys protocol. If the bus clock
because the size of the overhead is small compared to the total 40 is usedinthe BiSenSys synchronous mode, it is transmitted in
message size. Network traffic for sensors and actuators is 	 quadrature to the Manchester encoded bit stream.
different because in many cases, most of the messages on the 	 In the case of the UART protocol, the message format
network are very small messages with only 16 bits of data. If 	 contains 3 or more 11-bit frames. Each message has three
a block size, checksum, or other unnecessary overhead is	 required frames per message with two additional optional
added to the small 16 bit data message, the checksums, block- 45 frames per message depending on the command issued. The
size, and other overhead can contain more bits than the actual
	
first bit in every frame is a start bit (set to 0), and the final bit
16 bit data message. This effectively reduces the bandwidth 	 of all frames is a stop bit (set to 1). The first frame in a message
of the sensor and actuator network bus. The NDI devices of
	
is an address frame for the UART protocol. It is in the form of:
the present invention solve this problem by using a message 	 a start bit, an 8-bit address field, an address bit set to 1, and a
protocol that does not add any unnecessary overhead such as 50 stop bit. The second frame in a UART message is a command
checksum and block size to short 16 bit messages. The only 	 frame. A command frame consists of a start bit, a 7 bit com-
overhead added to these short 16 bit messages is a sync	 mand field, an unused bit, the address bit set to 0, and the stop
pattern to indicate the start of a message, a flag bit, and a parity 	 bit. If argument frames belong in the UART message, they
bit. The parity bit is used to check for errors in the 16 bit 	 follow the command frame. They consist of a start bit fol-
message. The flag bit indicates if an error condition exists in 55 lowed by 8 argument bits, an address bit set to 0, and the stop
the sending NDI device or associated data channel. 	 bit. The last frame of a UART message is a checksum frame.
The protocol of the present invention is typically transmit- 	 It consists of a start bit, 8 bit checksum, which is the modulo
ted in a Manchester encoded format, but may also be imple-	 2 sum of the address, command, and data bits withno carry, an
mented in a Universal Asynchronous Receiver Transmitter 	 address bit set to 0, and a stop bit.
(UART) format protocol, if needed, to communicate with 60	 In addition to providing a protocol having a low-level
other UART systems. For example, in one embodiment, the 	 instruction set that operates in either synchronous or asyn-
protocol uses an RS-485 based, multi-drop, Manchester 	 chronous mode and different transmission protocols, the
encoded protocol referred to as Bi-Phase Sensor and System 	 present invention also provides a method for assigning unique
(BiSenSys). BiSenSys is an 18-bit high speed, highly efficient 	 addresses to each data channel. As illustrated in FIG. 1, in a
protocol foruse in connecting remote devices and subsystems 65 typical networked system 30, there will be numerous data
together on a digital bus structure that uses Manchester	 channels connected to a plurality of different NDI devices, all
encoding. An example of another protocol that uses Manches- 	 of which use a common network bus for communication with
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the bus controller. Further, each of the network devices may
have several data channels or several tasks that can be com-
manded by the NDI device. The protocol of the present inven-
tion provides three types of addresses for each data channel of
a network device. Specifically, each data channel on each 5
network device can be assigned an individual logical address,
a global address, and if configured, a group mask.
The logical address is an address recognized by a single
data channel on a network device or a single controllable task
with a network device. A global address, on the other hand, is io
recognized by all of the data channels of all of all of the
network devices, while a group address is recognized by a
subset of all of the data channels of all of the network devices.
Data channels are not assigned group addresses. They are
assigned group masks. Each bit in the group mask corre- 15
sponds to a group address. In this way a single 16-bit mask
canbe usedto assign a data channel to 16 groups. For example
if the 1 st and Yd bit of the group mask are set to 1, the data
channel recognizes itself as belonging to groups 1 and 3. It
will respond to command messages having a group address of 20
either 1 or 3. These three different addresses are important as
they allow the controller to either communicate with an indi-
vidual data channel of one network device or a group of data
channels, either in the same network device or in several
network devices, or with all of the data channels of all net- 25
work devices. Each of these addresses is described in detail
below.
The determination of the logical and group addresses may
be by any selected method. A preferred method is described in
U.S. Provisional Patent Application No. 60/254,137 entitled: 30
NETWORK CONTROLLER FOR DIGITALLY CON-
TROLLING REMOTE DEVICE VIA A COMMON BUS
and filed on Dec. 8, 2000. This method uses the Universal
Unique Identifier (UUID) associated with each network
device. The UUID code is an 80-bit code that is unique to 35
every network device and is based on the location and date the
device was manufactured.
With reference to FIG. 3A, the UUID for network device of
the present invention are typically stored in the NDI device's
memory device 66. During the determination of the logical 40
and group addresses, the controller sends various commands
to the NDI devices of the present invention commanding them
to access their respective memory device, analyze the indi-
vidual bits of the UUID and either respond or remain silent
based on whether certain bits are 1 or 0. This allows the bus 45
controller to discover the UUID of every network device, one
network device at a time. Immediately after finding the UUID
of a network device, the bus controller will assign logical
addresses and group masks to every data channel on that
network device.	 50
FIG. 8 is a flow chart of the steps taken by a network device
using an NDI device, under control of the bus controller, to
uniquely identify itself to the bus controller. To begin a
Device Inventory session NDI devices are enabled using the
Device Inventory Enable command. This puts the NDI in the 55
Device Inventory mode. (See step 700). If address "0" (the
reserved global address for all devices) is specified in the
address field, every network device on the bus will put itself
into the Device Inventory mode. If a currently assigned logi-
cal address is specified in the address field, that network 60
device will put itself into the Device Inventory mode. If a
currently assigned group address is specified in the address
field, all network devices belonging to that group will put
themselves into the Device Inventory mode.
Various function codes in the Device Inventory command 65
are used during the UUID word search. The Device Inventory
command with the New UUID Word Search function code
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sets all Device Inventory session enabled devices into the
UUID Word Search mode. (See step 705). Network devices
on the bus will not compete in a UUID Word Search unless
they are in the UUID Word Search mode. Immediately after
being commanded into the Word Search Mode, the NDI
device automatically proceeds by loading the least significant
bit of the UUID into a first register and a "1" into a second
register. (See step 710). When NDI devices are in the UUID
Word Search Mode they will respond to the two UUID Bit
Competition function codes.
The Master Controller will issue the Device Inventory
command withthe UUID Bit Competition, No Dropout f mc-
tion code. All NDI devices will make a decision based on this
command. (See step 720). The NDI device will proceed to
step 730 and make a decision bases on its bit in register 1. If
this bit is a "1," (see step 730), the network device will remain
quiet. If this bit is a "0," the network device will transmit a
UUID pulse. (See step 740). The network device will then
move the evaluated bit (either a "1" or a "0") into bit register
2, access its next UUID bit and load it into bit register 1. (See
step 760).
The Master Controller will listen for UUID pulses trans-
mitted on the bus. When the Master Controller hears a UUID
pulse it knows at least 1 network device has a "0" for its
current UUID bit. If the Master Controller hears at least one
UUID pulse, the next command it will issue is the Device
Inventory command with the UUID Bit Competition, 1's
Dropout function code. The NDI device will have to interpret
the command and make a decision. (See step 720). When a
network device hears this command and code, it will look at
its UUID bit inregister 2. (See step 780). If this bit is a "1 ", the
network device will exit the current UUID Bit Competition
mode and quit competing in the UUID Word Search. If the bit
in register 2 is a "0", the network device will look at the bit in
register 1. (See step 730). If it is a "0", the network device will
transmit a UUID pulse. (See step 740). If this bit is a "1", the
network device will remain quiet. The network device will
then move the bit in register 1 into bit register 2, access its next
UUID bit and load it into bit register 1. (See step 780).
If the Master Controller does not hear any UUID pulse on
the bus, the Master Controller will know that all network
devices still in UUID Word Search mode have a "1" in bit
register 2. In response to this, the next command the Master
Controller will issue is the Device Inventory command with
the UUID Bit Competition, No Dropout function code. When
a network device receives this command it will remain in the
competition without regard to what is in its registers. In
response to the command all devices in the competition will
look at bit register 1. (See step 730). If it is a "0", the network
device will transmit a UUID pulse. (See step 740). If it is a
"1", the network device will remain quiet. The network
device will move the bit in register 1 into bit register 2, access
its next UUID bit and load it into bit register 1. (See step 760).
The UUID Bit Competition described in this section is
repeated for all 80 UUID bits. The Master Controller will
have to issue a combined total of 81 UUID Bit Competition
function codes. (See step 750). The Master Controller must
issue the 81'st UUID Bit Competition function code so that
the last network devices on the bus can resolve who had the
winning last bit.
After the Device Inventory command with the UUID Bit
Competition function codes has been issued for a combined
total of 81 times there will be only one network device left in
UUID Word Search mode. This network device is the winner.
(See step 770). This network device has now been uniquely
identified to the bus controller and will respond with the
contents of a special memory location. (See step 780). The
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high byte of the special memory location will hold the pro-
tocol revision number, and the low byte will be the number of
data channels on the network device. The winning network
device and the bus controller will know the network device
has won by winning all 81-bit competitions.
When the winning device has received the 81 st UUID bit
competition function code, the device will respond with a
Bi-Phase compliant data field containing the protocol version
number and the number of channels the device has stored in
its memory. (See step 780). The bus controller may use this
information to determine logical address channel assignment
in the winning device. The winning network device will
unprotect its logical address and group mask memory loca-
tions. (See step 790). The bus controller will assign logical
addresses and group masks immediately following. (See step
800). If the data channel includes a plurality of the channels,
the Master Controller will assign logical addresses and group
masks to each channel. (See step 810). After the logical
addresses and group masks have been assigned, the network
device will exit the device inventory mode. The bus controller
will repeat the UUID word searches until all network devices
have been discovered, and a logical address and group mask
assigned to every channel. The bus controller knows it has
discovered all devices when the UUID if discovers in the bus
is all 1's. No network device will ever have a UUID of all 1's.
As described above, each channel for each network device
is provided with a logical address that uniquely identifies the
data channel. Further, there are group addresses that address
a number of data channels, and a global address that addresses
all channels of all network devices. The global address is used
for the exchange of global data and commands. The group
address is an address that is recognized by multiple data
channels of the network devices. Group addresses cause one
or more data channels to respond to the same command at the
same time. It is possible to have only one data channel
assigned to a group address. Associated with the group
address is a group mask stored in the address decoder 100.
The group mask is a 16-bit word, where each bit set to 1
represents the groups that the data channel belongs.
As an example, in one embodiment, the global address is
assigned 0000hex. In this embodiment, if the address
0000hex is transmitted, all of the NDI devices will follow the
command. This is typically used for resetting the system or
testing the system. Further, in one embodiment, the group
addresses are selected in the range of 0001hex to 000fhex. In
this embodiment, when an address in this range is receivedby
a NDI device, it will compare the group address with the
group mask stored in the address decoder register 100. If the
bit in the group mask corresponding to the group address is
set, the NDI device data channel of the present invention will
interpret and follow the command associated with the group
address. For example, if the group mask stored in the device
inventory register is 1OOOOOOO11OObin, the NDI device
belongs to group addresses 0001hex, O003hex, and OOO2hex.
The group address scheme is designed to permit the user to
set up time deterministic triggers for groups of sensors or
actuators at various sample rates. Table 1 illustrates a group of
sensors having different sample rates and their group assign-
ments, and Table 2 the sequence for polling the devices. As
can be seen from these tables, the data channels can be
grouped together such that they may be triggered simulta-
neously but at different sample rates.
24
TABLE 1
Sample Rate
5	
Logical Address	 Device	 (Samples/sec)	 Group Address
16	 Temperature 1	 125	 1
17	 Pressure 1	 250	 L2
18	 Strain 1	 500	 L2,33
19	 Strain 2	 500	 L2,33
20	 Strain 3	 500	 L2,33
10	 21	 Strain 4	 500	 L2,33
22	 Accelerometer 1	 1000	 1, 2, 3, 4
23	 Accelerometer 2	 1000	 1, 2, 3, 4
24	 Accelerometer 3	 1000	 1, 2, 3, 4
25	 Accelerometer 4	 1000	 1, 2, 3, 4
15
TABLE 2
Command Execution Time Action
20	 0	 Issue Trigger Command to Address 1
Poll Addresses 16 through 25
1 msec	 Issue Trigger Command to Address 4
Poll Addresses 22 through 25
1 msec	 Issue Trigger Command to Address 3
Poll Addresses 18 through 25
25	 1 msec	 Issue Trigger Command to Address 4Poll Addresses 22 through 25
1 msec	 Issue Trigger Command to Address 2
Poll Addresses 17 through 25
1 msec	 Issue Trigger Command to Address 4
Poll Addresses 22 through 25
1 msec	 Issue Trigger Command to Address 3
30	 Poll Addresses 18 through 25
1 msec	 Issue Trigger Command to Address 4
Poll Addresses 22 through 25
1 msec	 Restart Sequence
Service Commands60
00 No Op
01 Built in Test
02 Reset
03 Read Status Register
04 Device Inventory Enable
65	 05 Device Inventory
06 Control Pass
35 With regard to the group addresses, if the controller sends
out a group address, the address decoder 100 and a command
decoder 102 of the present invention will decode the address
portion of the command and will compare the group address
to group mask stored in itself. If the group mask indicates that
40 the network device is subject to the group address, the proper
data channel will perform the command associated with the
group address on the network device.
Described above, the addressing methods used with the
45
protocol allows the controller to send commands and data to
either one or several of the network devices, with the different
forms of data transmitted depending on whether BiSenSys or
UART is used. Provided below are the commands typically
used to communicate across the network bus. As stated pre-
viously, the protocol of the present invention is designed to
So maximize efficiency so that the commands and response mes-
sages can vary in length depending on the data quantity
required to execute any command. In order to accomplish
this, the protocol of the present invention provides three levels
55 
of utility. These commands are listed in Table 3.
TABLE 3
Command (hex)	 Command Description
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TABLE 3-continued
Command (hex) Command Description
07 Wake
08 Sleep
09 E-Calibration
OA Z-Calibration
OB Synchronize
OC Baud Select
OD-OF Reserved
Data Commands
20 Trigger
21 Trigger and Read
22 Read In-Data Register Word
23 Read In-Data Stack Word
24 Read In-Data Stack Block
25 Query In-Data/Out-Data Stack Depth
26 Write Out-Data Stack Word
27 Write Out-Data Stack Word/Acquire to In-Data
Register
28 Write Out-Data Stack Block
29-2F Reserved
Memory Commands
30 Set Memory Pointer
31 Read Memory Word with Current Pointer
32 Read Memory Block with Current Pointer
33 Write Memory Word with Current Pointer
34 Write Memory Block with Current Pointer
35 Read Memory Word with Passed Pointer
36 Read Memory Block with Passed Pointer
37 Write Memory Word with Passed Pointer
38 Write Memory Block with Passed Pointer
39-71' Reserved
One level of commands is the service commands. Service
commands are intended for network housekeeping, network
device interface status, power control, calibration, and bus
master arbitration. These commands are briefly described
below. For example, the No Op command instructs the NDI
device of the present invention to take no action. The No Op
command is typically used in initialization of operation or by
the master or network controller, (see FIG. 1), to maintain bus
control.
The Built-In-Test (BIT), E-Calibration, and Z-Calibration
commands are used to perform self-test on the NDI devices
connected to the network bus. For example, the BIT com-
mand commands the NDI device to perform a check of inter-
nal circuitry. The E-Calibration command forces an excita-
tion calibration, where the input from a sensor network device
is replaced with a reference voltage, and the NDI device takes
a reading to determine the calibration of the NDI device at the
reference voltage. Similarly, the Z-Calibration command ini-
tiates a zero calibration measurement, where the input for a
sensor data channel is shorted. The NDI device takes a read-
ing to determine the offset of the data channel.
The protocol also includes two types of reset commands,
namely Reset and Synchronize. The Reset command initial-
izes all the network device interfaces of the present invention
that are connected to the networkbus to a power-up state. This
Reset command is typically used by the controller to reset the
bus and network devices when necessary and regain control
of the network bus.
The Synchronize command is an important command for
establishing and maintaining synchronization between sev-
eral NDI devices. Specifically, as discussed previously, some
A/D and D/A converters require a continuous clock signal
that is different from the synchronous clock signal provided
by the controller. This clock signal is provided by a divider
that divides down either the synchronous bus clock signal or
the clock signal from a local oscillator. This divided clock
signal is used by the converter to convert data. Although the
divider provides the proper clock frequency needed by the
converter, the presence of these different dividers on the dif-
5 ferent NDI devices can cause the converter on one NDI device
to not be synchronized with a converter on another NDI
device. Specifically, all of the converters may be operating at
the same frequency, but the dividers may be out of phase.
In light of this, the Synchronize command synchronizes the
10 divided clock signal among a plurality of NDI devices. Spe-
cifically, with reference to FIG. 9, when the divider is using
the synchronous clock signal and the Synchronize command
is issued, the NDI device will control its clock divider to reset
and restart producing the clock signal. All of the NDI devices
15 will do the same reset and restart of their clock dividers at the
same time according to the group or global address used in the
synchronize command.
FIGS. lla, llb, and llc illustrate alternative embodiments
of how the NDI device of the present invention can be
20 attached to and control different data channels. Some data
channels will only need the convert signal from the NDI
device to acquire data with precise timing as in FIG. 11A.
Some data channels will need only the synchronized divided
clock and possibly the synchronize signal to acquire data with
25 precise timing in FIG. 11B. Some data channels, such as in
FIG. 11C may require both the convert and divided clock
signals to acquire data with precise timing.
With reference to FIGS. 11A-11C, the use of the Synchro-
nize command is illustrated with respect to causing switched
30 capacitor filters 126, sigma/deltaA/D converters 120, or digi-
tal filters 118, etc. in the data channels among different net-
work devices to all operate synchronously. If the clock divider
is dividing the local oscillator to produce the clock signal, the
divider will reset and restart at the center edge of the parity bit
35 of the synchronize command. This will cause the clock divid-
ers among a plurality of NDI devices to synchronize together.
It is realized that the clocks will drift out of phase over time
however because of variations in the frequencies of the local
oscillators. If the source for the clock divider is the bus clock,
40 the clock dividers will synchronize according to the timing in
FIG. 9, and the divided clocks will continue to run synchro-
nously after that. The current embodiment of the NDI device
provides the synchronize signal, 116, 124, and 128, to the data
channels attached to it to reset or synchronize sigma/delta
45 A/D converters 120, digital filters 118, or other devices.
With reference to Table 3, the protocol also includes Wake
and Sleep commands. The Sleep command powers down
certain portions of the network devices and the Wake com-
mand powers them up. Further, the protocol includes the Read
50 Status Register command. This command provokes a read of
the status register of the NDI device and provides informa-
tion, such as whether the network device is busy, whether it
supports certain commands, whether the controller requested
to much or too little data from the data stack, whether message
55 transmission errors have occurred, whether the memory is
unprotected, etc.
The Control Pass command is used by the master and
network controllers to establish which bus controller is in
control of the bus, if there is more than one bus controller on
60 the network bus. Further, the Baud Select command can be
used by the controller to change the baud rate on the network
bus when operating in the asynchronous mode.
The Device Inventory Enable command and the Device
Inventory command were previously discussed in relation to
65 the unique identification of every network device and the
assignment of logical addresses and group masks to the data
channels. The Device Inventory Enable command selects
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groups of network devices to be inventoried. The Device
Inventory command is used to control most actions associated
with identifying network devices and assigning logical
addresses and group masks. The command is different in that
the address field of the command is used to direct various
device inventory functions within a device. For example,
these functions include entering into a new Word Search
competition and the actions associated with No Dropout and
I's Dropout. Further, the commands include reading from the
memory of the device that won the Word Search and writing
the logical addresses and group masks.
A second type of commands is data type commands. These
commands are tailored for time-deterministic data acquisi-
tion and control. Network efficiency is maximized by permit-
ting NDI devices to move one data point directly or more than
one data point as defined-length block transfers. For example,
the Trigger command is used by the controller to initiate an
incoming data measurement in a sensor data channel or cause
a data conversion to a physical quantity in an actuator data
channel. With reference to FIG. 313, each of the channels of
the network device interface of the present invention includes
an In-Data Register 89 and an In-Data Stack 88. When the
Trigger command is received by the NDI device, the contents
of the In-Data register are pushed to the top of its In-Data
stack. It will then take a new reading from the data channel.
When finished reading, the new reading will be in the In-Data
register. The bus controller will normally read data from the
in-data stack.
While acquiring data from the In-Data stack causes a
latency of one or more sample in the sensor reading sent to the
bus controller, this arrangement allows Read-in-data-stack
commands to be issued to a sensor data channel immediately
after a Trigger command. Read in-data stack commands read
data from the in data stack. This, in turn, allows maximum use
of the network bus bandwidth, which is important where
sensor data channels have long conversion times. This also
simplifies the Trigger and Read command set that the user
must write because pauses do not need to be included before
reading from the in-data stack.
The Read In-Data Register Word command permits read-
ing data from the In-Data register immediately after it
becomes available from the data channel. The bus controller
must not try to read from this register before the data becomes
valid. In the case where the network device is an actuator, the
NDI device will command a data conversion on the value at
the top of the Out Data Stack and then pop the Out Data stack.
In the currently implemented embodiment of the NDI device,
not shown here, there is not out-data stack in the NDI device.
The data is sent from the bus controller to the NDI device and
straight to the D/A converter or data channel without passing
through a data stack. However the D/A or data channel con-
nected to the NDI device has a register to hold the data which
serves as an out-data stack with a size of one stack word.
As discussed, the Trigger and Read command is used to
initiate a measurement cycle of a data channel and immedi-
ately transmit the results of the previous measurement on the
network bus. In response to this command, the NDI device of
the present invention simultaneously pushes the contents of
the In-Data register onto the In-Data stack, begins a new
measurement cycle, and begins transmitting the contents of
the top of the In-Data stack. The push to the In-Data stack will
occur before and during the transmission of the data sync
pattern of the command. In this way, the result of the previous
measurement will be valid and in the data stack when the
transmitter section of the NDI device accesses it for transmis
sion. The data sample is then transmitted across the network
bus while a new measurement is taken.
With regard to the read commands, the Read In-Data Reg-
ister Word command initiates a read directly from the In-Data
5 register. The NDI device places the contents of the In-Data
register on the network bus. The Read In-Data Stack Word
command is used to read a data word from the top of the
In-Data stack. In this instance, the NDI device of the present
invention responds by outputting the newest data word from
10 the data stack onto the network bus and older data is shifted to
the top of the stack.
As illustrated in FIG. 313, the data stack associated with
each channel of the NDI device of the present invention
includes several registers. The Query In-Data/Out-Data Stack
15 Depth command is used to determine how many valid data
words are on the In-Data or Out-Data stack. In this instance,
the NDI device of the present invention keeps track of the
number of valid data words in its stack depth register. The
value of this register is transmitted to the bus controller by the
20 NDI device when commanded by the bus controller.
The Write Out-Data Stack Word command directs the NDI
device of the present invention to write a data word to the top
of the Out-Data stack. Further, the Write Out-Data Stack
Word/Acquire To In-Data Register command further directs
25 the NDI device to simultaneously acquire data from the data
channel and put it into the In-Data register. If the output signal
to the data channel is connected to input to the NDI from the
data channel, this command can be used to echo data sent to
the actuator back to the bus controller. Similar to the Write
30 Out-Data Stack Word, the Write Out-Data Stack Block com-
mand directs the NDI device to write multiple data words to
the Out-Data stack.
In addition to the service and data type commands, the
35 protocol of the present invention also includes memory com-
mands. These commands permit access to specific defined
memory locations or functions to which data can be written or
read. This permits random access data blocks to be efficiently
transferred between one system and another with little over-
40 head. It also permits direct memory access and/or one ormoredata buffers blocks to be moved.
For example, the command Set Memory Pointer sets the
memory address pointer within the NDI device. The Read
Memory Word With Current Pointer command is used to read
45 a single word from memory pointed at by the memory address
pointer. The Read Memory Block With Current Pointer is
used to read a block of data words from memory starting at the
memory word pointed to by the current value of memory
address pointer. An argument passed with the command to the
50 NDI device instructs the NDI device as to how many data
words are to be read. After each memory word is sent to the
bus controller by the NDI device, the memory pointer is
automatically incremented by one. Then the next memory
word is transmitted. This process is repeated until the number
55 of memory words requested by the bus controller has been
transmitted.
The protocol of the present invention also includes write
memory commands. Specifically, the Write Memory Word
With Current Pointer command writes a single word into
60 memory. The NDI device will write the argument accompa-
nying the command into memory at the location currently
pointed to by the memory address pointer. The Write Memory
Block With Current Pointer command, on the other hand,
writes a block of data words into memory. The NDI device of
65 the present invention will write the arguments accompanying
the command into memory beginning at the location cur-
rently pointed to by the memory address pointer. After each
US 7,552,256 B2
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word is written, the memory address pointer is incremented
by one. This process is repeated until all of the words have
been written into the memory.
Similar to the commands just described, theprotocol of the
present invention includes commands for reading and writing
words and blocks of data from and into memory using a
pointer sent by the controller along with the command. These
commands operate similar to those above, except the pointer
is provided as an argument following the command. These
commands are: Read Memory Word With Passed Pointer,
Read Memory Block With Passed Pointer, Write Memory
Word With Passed Pointer, and Write Memory Block With
Passed Pointer.
As stated previously, the NDI device of the present inven-
tion provides for digital communication of commands and
data between a controller and various network devices across
a network bus. With regard to FIG. 10, a networked system
implementing the NDI device of the present invention is
illustrated in an aircraft 10. In this embodiment, a network is
used to monitor various critical structural locations. Located
on the aircraft are network devices to measure strains 12, such
as wing root, wing surface, tail root, tail cord and landing gear
strains, and accelerations 14, such as wing tip and tail tip
accelerations. Further, the network includes sensors 16 to
monitor the pressure at various critical structural locations,
such as critical belly pressures for sonic fatigue, as well as key
corrosion locations 18 for radar, landing gear and leading
edges, and engine casing temperatures 20. In this embodi-
ment, all of the network devices are connected to a common
bus, thereby eliminating excess wiring. Further, data and
commands are transmitted digitally to reduce susceptibility to
noise.
Additionally, the preferred protocol for the NDI devices
uses Manchester encoding of network data bits to help allow
miniaturization of the NDI devices. It must be understood that
for any device to receive asynchronous serial data, it must be
able to acquire the timing of the data sequence from the serial
data stream. Normally, the receiver of the serial asynchronous
data must have a local oscillator to cause its receiver to oper-
ate, and recover the timing information from the serial data.
Once the timing information has been extracted, the asyn-
chronous receiver is able to receive serial data at certain rates,
plus or minus a certain deviation from these rates, given this
local oscillator frequency. Manchester encoding of serial data
causes a transition from high to low or low to high in the
center of every bit. This makes it easy to extract the necessary
timing information from the serial data stream. Because it is
so easy to extract the timing information from the Manchester
encoded serial data stream, a relatively large deviation from
the expected data rate, based on the local oscillator can be
tolerated. This tolerance to relatively large deviations from
the expected data rates allows each NDI receiver to use a low
accuracy local oscillator to receive the Manchester encoded
data. Low accuracy local oscillators can be made extremely
small. Current embodiments of adequate local oscillators are
only about IxL5 millimeters. This aids in making miniature
NDI devises.
Many modifications and other embodiments of the inven-
tion will come to mind to one skilled in the art to which this
invention pertains having the benefit of the teachings pre-
sented in the foregoing descriptions and the associated draw-
ings. Therefore, it is to be understood that the invention is not
to be limited to the specific embodiments disclosed and that
modifications and other embodiments are intended to be
included within the scope of the appended claims. Although
specific terms are employed herein, they are used in a generic
and descriptive sense only and not for purposes of limitation.
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What is claimed is:
1. A communication system for communicating com-
mands and data between a bus controller and a plurality of
data channels via a common digital bus, the communication
5 system comprising:
a bus controller connected to the common digital bus;
a plurality of network device interfaces connected between
the common digital bus and at least one of said plurality
of data channels, wherein said network device interfaces
10 each include a memory containing a unique number
identifying the network device interface, and at least one
address and group mask identifying each data channel
connected to said network device interface,
wherein said bus controller in a device inventory mode is
15	 configured to conduct a competition between the plural-
ity of data channels to uniquely identify each network
device interface, and then determine addresses and
group masks for each data channel associated with the
network device interface, wherein said network device
20	 interfaces do not allow the memory containing the
addresses and group masks and special memory loca-
tions to be overwritten until after the unique number
identifying the network device interface has been deter-
mined by the bus controller during the competition.
25 2. A communication system according to claim 1, wherein
said network device interface after determining it has won the
competition, is configured to write enable its memory loca-
tions associated with the address and group mask and special
memory locations for each associated data channel so that the
30 network controller can assign new logical addresses, group
masks, and special memory values to each associated data
channel.
3. A communication system according to claim 2, wherein
said network device interface is configured to write protect
35 the memory after the logical addresses, group masks, and
special memory locations are written to by said bus controller.
4. A communication system according to claim 1 wherein
eachnetwork device interface further comprises a receiver for
receiving messages from the bus controller via the common
40 digital bus.
5. A communication system according to claim 4 wherein
each network device interface further comprises a device
interface for providing commands to the associated data
channel in response to messages received by said receiver and
45 for receiving data from the associated data channel.
6. A communication system according to claim 1 wherein
each network device interface further comprises a transmitter
for transmitting messages to the bus controller via the com-
50 
mon digital bus.
7. A communication system according to claim 1 wherein
the unique number stored by the memory of each network
device interface comprises an identification number assigned
to the respective network device interface by a manufacturer.
55 8. A communication system according to claim 1 wherein
the plurality of data channels are selected from the group
consisting of sensors and transducers.
9. A communication system according to claim 1 wherein
each network device interface is configured to be independent
60 of a clock.
10.A communication system according to claim 1 wherein
said bus controller is configured to transmit messages having
Manchester encoded bits.
11. A method for assigning individual addresses to a plu-
65 rality of data channels located remote from a bus controller
and communicated with by the bus controller via a common
digital bus, the method comprising:
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providing a plurality of network device interfaces con-
nected between the common digital bus and at least one
of the plurality of data channels, wherein the network
device interfaces each include a memory containing a
unique number identifying said network device inter-
face;
conducting a competition between the plurality of network
device interfaces to determine the unique number of
each network device interface one at a time; and
prohibiting overwrites of the memory of each network
device interface containing the addresses and group
masks and special memory locations before and during
the competition until a unique number for the network
device interface has been determined by the bus control-
ler so that the bus controller may assign a unique address
to each data channel.
12. A method according to claim 11 further comprising:
determining that a network device interface has won the
competition;
32
write enabling the channel address, group masks, and spe-
cial memory locations of the winning network device
interface device; and
writing the address associated with the data channel into
5	 the memory of the network device interface.
13. A method according to claim 12 further comprising,
after writing the address, protecting the memory where the
address was written.
14. A method according to claim 11 wherein the unique
io number stored by the memory of each network device inter-
face comprises an identification number assigned to the
respective network device interface by a manufacturer.
15. A method according to claim 11 wherein the plurality
of data channels are selected from the group consisting of
15 sensors and transducers.
16. A method according to claim 11 wherein each network
device interface is configured to be independent of a clock.
